Objective



Bringing the Best Together

After finishing this training, you will be able to Understand the history of VHDL Understand the synthesis process Become familiar with structure and syntax Implement combinatorial and registered components with the language Complete a VHDL design in ISP Lever System

Introduction



Bringing the Best Together

<u>V</u>HSIC <u>H</u>ardware <u>D</u>escription <u>L</u>anguage

VHSIC - Very High Speed Integrated Circuit

Intended by DoD as a standard means to document complex circuit among

contractors

Established as IEEE standard 1076 in 1987

Updated as IEEE standard 1164 in 1993

Nowadays VHDL is used to

Document circuits

Synthesize design descriptions

Simulate circuits

Lattice Semiconductor Corporation

Bringing the Best Together

About VHDL

Advantages

Device-independent design

do not have to be familiar with device architectures Portability

same description for synthesis and simulation tools

same description for different platforms

Fast time-to-market and low cost

facilitates speedy design process and design iteration Possible Shortcomings

Loss control of defining gate-level circuit implementation Inefficient logic implementations created by synthesis tools

About Synthesis



It is the realization of design descriptions into circuits VHDL synthesis tools convert VHDL descriptions to technology-specific equations and netlists



VHDL Design Descriptions

VHDL design descriptions consist of an ENTITY and ARCHITECTURE pair

The ENTITY describes the design I/Os

The ARCHITECTURE describes the content of the design Structural Description:

Instantiation of building blocks referred to as components

d[7:0]

rst

clk

Black Box q[7:0]

Schematic type of placement and connections

Behavioral Description:

Abstract descriptions and Boolean equations

Increase productivity, portability and readability of the design







The Entity - example

VHDL description of the black box:



no äöüß..., no number as first character

VHDL Reserved Words



Bringing the Best Together

Use of reserved words as names will cause errors

ABS	ELSE	NAND	SELECT
ACCESS	ELSIF	NEW	SIGNAL
AFTER	END	NEXT	SUBTYPE
ALIAS	ENTITY	NOR	
ALL	EXIT	NOT	THEN
AND		NULL	ТО
ARCHITECTURE	FILE		TRANSPORT
ARRAY	FOR	OF	TYPE
ATTRIBUTE	FUNCTION	ON	
		OPEN	UNITS
BEGIN	GENERIC	OR	UNTIL
BLOCK		OTHERS	USE
BODY	IF	OUT	
BUFFER	IN		VARIABLE
BUS	INOUT	PACKAGE	
	IS	PORT	WAIT
CASE		PROCECURE	WHEN
COMPONENT	LABEL	PROCESS	WHILE
CONSTANT	LIBRARY		WITH
	LINKAGE	RANGE	
DOWNTO	LOOP	RECORD	XOR
		REGISTER	XNOR
	MAP	REM	
		REPORT	
		RETURN	

The Entity



Bringing the Best Together

Points of communication of ENTITY are PORTs
Always associate with I/Os of a components or device pins
Similar to "symbols" in a schematic
Does not describe the function of the block
Each PORT must have
A name: must be unique within ENTITY
A list of properties

a direction - known as MODE
a value the PORT can take - known as TYPE

PORT Modes



IN A signal that goes into the entity but not out OUT A signal that goes out of the entity but not in and is not used internally INOUT A signal that is bidirectional (goes into and out of the entity) BUFFER A signal that goes out of the entity and is also fed-back internally within the entity BUFFER is a subset of INOUT but it is not driven externally

PORT Types



Bringing the Best Together

VHDL is a strongly typed language. You cannot assign one signal type to another signal type



The ENTITY - Example

d is a 16-bit input bus

clk, reset and oe are input signals

q is a 16-bit tri-stateable output bus

ad is a 16-bit bi-directional bus

int is an output signal, that is also sensed internally

as is a tri-stateable output signal





Bringing the Best Together



The Entity - Example

```
ENTITY my_design1 IS
        PORT (d
                                  std_logic_vector (15 downto 0);
                : IN
            clk,reset,oe : IN
                                  std_logic;
                                  std_logic_vector (15 downto 0);
                        : OUT
            q
                                  std_logic_vector (15 downto 0);
            ad
                       : INOUT
            int
                      : BUFFER std_logic;
                                  std_logic );
                       : OUT
            as
END my_design1;
                q : OUT std_logic_vector (15 downto 0);
                        MSB = q(15); LSB = q(0);
                q : OUT std_logic_vector (0 to 15);
                        MSB = q(0); LSB = q(15);
_ _
-- Two dashes indicate a comment line in VHDL
```

The Architecture

ARCHITECTURE black box arch OF black box IS

-- global signal declarations

-- global constant declarations

BEGIN

name:PROCESS(sensitivity list) -- local variable declarations BEGIN

-- sequential statements

END PROCESS name;

. . .

-- concurrent statements

END black_box_arch;

. . .

Lattice Corporation Bringing the Best Together Architecture Declarations Processes

Concurrent statements

The Architecture



Bringing the Best Together

ARCHITECTURE describes what is in the ENTITY It describes the behavior of the design

ARCHITECTURE contains the following statements: Concurrent statements and PROCESS statements: Statements <u>outside of a PROCESS</u> statement are "concurrent statements".

These statements and processes are evaluated concurrently and are evaluated independently of the order in which they appear.

Sequential statements :

Statements <u>within a PROCESS</u> statement are "sequential statements" and are evaluated sequentially in terms of simulation.



The Architecture - example

END behavior;

Libraries



Library is a place to keep *precompiled packages* so that they can be used in other designs

LIBRARY ieee; -- symbolic name for IEEE standard library
USE ieee.std_logic_1164.ALL; -- name of the package
USE ieee.std_logic_unsigned.ALL;

The "ieee.std_logic_unsigned" library allows the use of certain operators on "std_logic" type signals.

eg. (count <= count + 1;)

Do not mix signed and unsigned!!! (scope of USE is file)

Entity / Architecture / Libraries - example



Bringing the Best Together

Every design has an ENTITY/ARCHITECTURE pair

```
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
USE ieee.std_logic_unsigned.ALL;
ENTITY logic IS
        PORT ( a,b : IN std_logic;
                 w, x, y : OUT std_logic;
                 z : OUT std_logic_vector (3 downto 0) );
END logic;
ARCHITECTURE behavior OF logic IS
 BEGIN
        y \ll (a AND b);
        w \ll (a \text{ OR } b);
        x <= '1';
        z <= "0101";
```

END behavior;

Concurrent Statements - examples

Concurrent statements include

boolean equations

x <= (a AND (NOT sell)) OR (b AND sell); g(0) <= NOT (y AND sel2);</pre>

conditional assignments (i.e., when...else...)

y <= d WHEN (sel1 = '1') ELSE c; g(1) <= '0' WHEN (x = '1' AND sel2 = '0') ELSE '1'; z <= "01010101"; -- Binary assignment z <= x"55"; -- Hexadecimal assignment</pre>

instantiations

inst1: fd11 PORT MAP (d=>din, clk=>clka, q=>qout);





WITH - SELECT - WHEN

Used for <u>concurrent</u> signal assignment (Example):

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;
ENTITY mux IS
  PORT (a, b, c, d : IN std_logic;
        s : IN std_logic_vector(1 downto 0;
          : OUT std_logic );
        x
END mux;
ARCHITECTURE mux with OF mux IS
BEGIN
  WITH s SELECT
    x <= a WHEN "00", -- x is assigned based on s
         b WHEN "01",
         c WHEN "10",
         d WHEN "11";
END mux_with;
```

WHEN - ELSE

Same example of 4-to-1 mux

```
ARCHITECTURE mux_when OF mux IS

BEGIN

x <= a WHEN ( s = "00" ) ELSE

b WHEN ( s = "01" ) ELSE

c WHEN ( s = "10" ) ELSE

d;
```

```
END mux_when;
```

WITH-SELECT-WHEN must specify mutually exclusive conditions WHEN-ELSE does not have to



Bringing the Best Together

Standard VHDL Operators

Logical Operators

AND OR XOR NOT

Relational Operators

- = Equal to
- /= Not equal to
- > Greater than
- < Less than
- >= Greater than or equal to
- <= Less than or equal to

The '<=' operation is also used to signify 'taking on the value of'



Bringing the Best Together



Sequential Statements

A PROCESS is used to describe <u>sequential</u> events and is included in the ARCHITECTURE of the design.

An ARCHITECTURE can contain several PROCESS statements.

PROCESS statements have 3 parts:

Sensitivity list :

includes signals used in the PROCESS

process is activated when a signal in sensitivity list changes value PROCESS :

the description of behavior

END statement:

describes the end of the PROCESS



Here the process 'mux' is sensitive to signals 'a', 'b' and 's'. Whenever signal 'a' or 'b' or 's' changes value, the statements inside the process will be evaluated

IF - THEN - ELSE



IF is a <u>sequential</u> statement and can only be used in PROCESS To select a specific execution path based on Boolean evaluation of a condition or set of conditions

```
PROCESS (sel, a, b, c, d)
BEGIN

IF (sel = "00") THEN
    step <= a;
ELSIF (sel = "01") THEN
    step <= b;
ELSIF (sel = "10") THEN
    step <= c;
ELSE
    step <= d;
END IF;
END PROCESS;</pre>
```

Must have an "END IF" statement for every "IF" statement

Caution using "IF-THEN-ELSE"



The following PROCESS does <u>not</u> specify the value of "q" when "a1" is equal to "0", thus creating a "Latch".

The following PROCESS specifies the value of "q" when "a1" is equal to "0", thus creating an AND gate.

CASE - WHEN



Bringing the Best Together

CASE is a sequential statement and can only be used in PROCESS

```
ARCHITECTURE archdesign OF design IS

BEGIN

decode: PROCESS (a, b, c, option)

BEGIN

CASE option IS

WHEN "00" => output <= a;

WHEN "01" => output <= b;

WHEN "10" => output <= c;

WHEN OTHERS => output <= '0';

END CASE;

END PROCESS decode;

END archdesign;
```

OTHERS is all other possible value for signals of type std_logic

Caution using "CASE-WHEN"



This PROCESS generates an unwanted latch because not all states are defined.

```
PROCESS (set,a,b)
BEGIN
CASE sel IS
WHEN "00" => q<=a;
WHEN "11" => q<=b;
END CASE;
END PROCESS;</pre>
```

This PROCESS generates a multiplexer correctly because states "10" and "01" are defined.

```
PROCESS (set,a,b)
BEGIN
CASE sel IS
WHEN "00" => q<=a;
WHEN "11" => q<=b;
WHEN OTHERS => q<='0';
END CASE;
END PROCESS;</pre>
```

Data Objects



SIGNAL statement

```
used to declare <u>internal</u> signals; external signals are declared in port statement of entity
```

interconnects components or processes

```
may be assigned to an external signal
```

```
ARCHITECTURE behavior OF example IS
    SIGNAL count: std_logic_vector (3 downto 0);
    SIGNAL flag: std_logic;
    SIGNAL mtag: std_logic_vector (0 to 3);
    SIGNAL stag: std_logic_vector (6 downto 0);
BEGIN
-- always declared in ARCHITECTURE section
```

represents state elements in a state-machine

```
ARCHITECTURE behavior OF example IS
    TYPE states IS (state0, state1, state2, state3);
    SIGNAL memread: states;
BEGIN
-- each state (state0, state1, etc.) represents a distinct state.
```

Data Objects



CONSTANT

holds a specific value of a type that cannot be changed within the design description

```
ARCHITECTURE behavior OF example IS
        CONSTANT width: integer := 8;
BEGIN
-- "width" is a constant with integer type and has a value of
"8"
```

VARIABLE

used to declare local values only within a given PROCESS.

```
PROCESS (s)
VARIABLE count: std_logic;
BEGIN
-- value of "count" may be modified within this PROCESS
```

40 **REGISTERS** in Behavioral VHDL Corporation **Bringing the Best Together** 3 ways to describe a register PROCESS (clk) BEGIN IF (clk'event AND clk='1') THEN -- rising edge of clk q <= d; END IF; END PROCESS; -- falling edge of clk => (clk'event AND clk = '0') PROCESS (clk) BEGIN IF RISING_EDGE (clk) THEN q <= d; END IF; END PROCESS; PROCESS -- no sensitivity list BEGIN WAIT UNTIL clk'event AND clk = '1'; q <= d; END PROCESS;

Synchronous Reset



Bringing the Best Together

```
upcount: PROCESS (clock)

BEGIN

IF (clock'EVENT AND clock = '1') THEN

IF reset = '1' THEN

count <= 0; -- synchronous

ELSE

count <= count + 1;

END IF;

END IF;

END PROCESS upcount;
```

Only CLOCK is in the sensitivity list because the process becomes activated only during clock transition

Asynchronous Reset Corporation **Bringing the Best Together** upcount: PROCESS (clock, reset) BEGIN IF (reset = '1') THEN -- reset has higher priority count <= 0; -- asynchronous ELSIF (clock'EVENT AND clock = '1') THEN count <= count + 1;END IF; END PROCESS upcount;

PP®

This process is sensitive to changes in both CLOCK and RESET, therefore both signals are included in the sensitivity list

LATCHES - in Behavioral VHDL example of a D-Latch

ARCHITECTURE behavior OF dlatch IS BEGIN PROCESS (ina, enable) BEGIN IF (enable = '1') THEN outa <= ina; END IF;

```
END PROCESS;
```

```
END behavior;
```

example of an SR-Latch

```
ARCHITECTURE behavior OF srlatch IS

BEGIN

PROCESS (set, reset)

BEGIN

IF (set = '1' AND reset = '0') THEN

outa <= '1';

ELSIF (set = '0' AND reset = '1') THEN

outa <= '0';

END IF;

END PROCESS;

END behavior;
```



Bringing the Best Together

Hierarchical Designs



Bringing the Best Together

Advantages:

- Allows duplication of common building blocks
- Components (VHDL models or schematic symbols) can be created, tested and held for reuse
- Smaller components can be more easily integrated with other blocks
- Design becomes more readable
- Design becomes easier to debug
- Design can be partitioned into groups and re-used by other design teams
- VHDL testbenches can be used to generate stimuli

COMPONENT



Bringing the Best Together

Lower level design

```
ENTITY add IS
PORT(op1,op2 : IN std_logic_vector(2 downto 0);
    result : OUT std_logic_vector(3 downto 0) );
END add;
ARCHITECTURE dataflow OF add IS
BEGIN
result <= op1 + op2;
END dataflow;</pre>
```

Lower level design can be instantiated in a higher level entity that may be in a separate file or in the same file

Device under test can be instantiated in the higher level testbench

COMPONENT (cont'd)



```
Bringing the Best Together
```

COMPONENT statement is a declaration of an VHDL entity which can be instantiated (placed) within other models Example

```
ENTITY addmult IS
PORT (siq1,siq2 : IN std_logic_vector (2 downto 0);
     res : OUT std_logic_vector (4 downto 0) );
END addmult;
ARCHITECTURE structure OF addmult IS
        SIGNAL s_add: std_logic_vector (3 downto 0);
        COMPONENT add -- component declaration (like entity
                                  declaration)
        port(op1,op2 : IN std_logic_vector (2 downto 0);
             result : OUT std_logic_vector (3 downto 0));
        END component;
                                  name of lower level entity
                               -key word connecting two levels
BEGIN
        add1: add PORT MAP(op1=>sig1, op2=>sig2, result=>s_add);
        res <= s add * 2;
END structure;
```

VHDL Testbenches



A testbench in VHDL provides the design under test with user ^{Bringing the Best Together} defined input signals described in VHDL A VHDL testbench is tool and architecture independent The testbench consists of

an empty entity an architecture describing the behavior of the testbench the design under test included as a component signals for the port connections a port map connecting the design under test processes and concurrent statements defining the waveforms of the test signal

The testbench is the top level of a hierarchical design For/Use statements connect entities and components in hierarchical designs Configurations allow different combiations of entities and architectures

Testbench Example



Bringing the Best Together



CPLD Optimization - Output Enables



Bringing the Best Together

VHDL does not have an explicit OE, therefore need to describe the function of OE



CPLD Optimization - BiDirectional Signals



"data" is bi-directional EXTERNAL signal LIBRARY ieee; USE ieee.std_logic_1164.ALL; USE ieee.std_logic_unsigned.ALL; ENTITY loadcntr IS PORT (clock, load, oe : IN std_logic; : INOUT std_logic_vector(7 DOWNTO 0)); data END loadcntr; ARCHITECTURE archloadcntr OF loadcntr IS SIGNAL count: std_logic_vector(7 DOWNTO 0); oe BEGIN PROCESS (clock) BEGIN IF (clock'EVENT AND clock = '1') THEN data IF load = '1' THEN count <= data;</pre> ELSE count <= count + 1;</pre> END IF; END IF; END PROCESS; data <= "ZZZZZZZZ" WHEN oe = '0' ELSE count;</pre> END archloadcntr; clock load

Moore State Machine



Bringing the Best Together

Moore State Machine





CPLD Optimization State Machine Moore

LIBRARY ieee; USE ieee.std_logic_1164.all;

ENTITY traffic_light IS
 PORT(clock, rst_fsm : IN std_logic;
 start, req, stop : IN std_logic;
 red, green, yellow : OUT std_logic);
END;

ARCHITECTURE fsm_moore OF traffic_light IS

TYPE states IS (S0, S1, S2, S3, S4); SIGNAL value, nextvalue : states;

BEGIN

```
reg: PROCESS (clock, rst_fsm)
BEGIN

IF (rst_fsm='1') THEN
value <= S0;
ELSIF (clock'EVENT AND clock='1') THEN
value <= nextvalue;
END IF;
END PROCESS reg;</pre>
```



Bringing the Best Together

```
CPLD Optimization State Machine Moore
                                                                            ....
                                                                            Corporation
           komb1: PROCESS (start, req, stop, value)
                                                                            Bringing the Best Together
           BEGIN
                      CASE value IS
                                WHEN SO =>
                                           IF (start='1') THEN
                                                      nextvalue <= S1;</pre>
                                           ELSE
                                                      nextvalue <= S0;</pre>
                                           END IF;
                                WHEN S1 =>
                                           IF (stop='1') THEN
                                                      nextvalue <= S0;</pre>
                                           ELSE
                                                      nextvalue <= S2;</pre>
                                           END IF;
                                WHEN S2 =>
                                           nextvalue <= S3;</pre>
                                WHEN S3 =>
                                           IF (req='1') THEN
                                                      nextvalue <= S4;</pre>
                                           ELSE
                                                      nextvalue <= S3;</pre>
                                           END IF;
                                WHEN S4 =>
                                           nextvalue <= S1;</pre>
                                WHEN OTHERS =>
                                           nextvalue <= S0;</pre>
                     END CASE;
           END PROCESS komb1;
```

....

CA®

Semiconductor

CPLD Optimization State Machine Moore



Bringing the Best Together

```
komb2: PROCESS (value)
BEGIN
           red <= '0'; yellow <= '0'; green <= '0';</pre>
           CASE value IS
                       WHEN S1 =>
                                   red <= '1';
                       WHEN S2 =>
                                   yellow <= '1';</pre>
                                   red <= '1';
                       WHEN S3 =>
                                   green <= '1';</pre>
                       WHEN S4 =>
                                   yellow <= '1';</pre>
                       WHEN OTHERS =>
                                   red <= '0';
                                   yellow <= '0';</pre>
                                   green <= '0';</pre>
           END CASE;
```

END PROCESS komb2;

END fsm_moore;

Mealy State Machine

Mealy State Machine



Bringing the Best Together





CPLD Optimization State Machine Medvedev



Bringing the Best Together

Medvedev State Machine



CPLD Optimization State Machine Medvedev

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;
```

END;

ARCHITECTURE fsm_med OF traffic_light IS

SIGNAL states : std_logic_vector(2 downto 0); -- Reihenfolge der Ausgangsregister: red, green,yellow CONSTANT S0 : std_logic_vector(2 downto 0) := "000"; CONSTANT S1 : std_logic_vector(2 downto 0) := "100"; CONSTANT S2 : std_logic_vector(2 downto 0) := "110"; CONSTANT S3 : std_logic_vector(2 downto 0) := "001"; CONSTANT S4 : std_logic_vector(2 downto 0) := "010";

```
BEGIN
```

komb_reg: PROCESS (clock, rst_fsm)
BEGIN
IF (rst_fsm='1') THEN
states <= S0;</pre>

ELSIF (clock'EVENT AND clock='1') THEN

```
CASE states IS
```

WHEN SO =>

```
IF (start='1') THEN
```

```
states <= S1;</pre>
```

ELSE

```
states <= S0;
END IF;
```



Bringing the Best Together

CPLD Optimization State Machine Medvedev



WHEN S1 =>

```
IF (stop='1') THENBringing the Best Together
                                                             states <= S0;</pre>
                                                 ELSE
                                                             states <= S2;</pre>
                                                 END IF;
                                     WHEN S2 =>
                                                 states <= S3;</pre>
                                     WHEN S3 =>
                                                 IF (req='1') THEN
                                                             states <= S4;</pre>
                                                 ELSE
                                                             states <= S3;</pre>
                                                 END IF;
                                     WHEN S4 =>
                                                 states <= S1;</pre>
                                     WHEN OTHERS =>
                                                 states <= S0;</pre>
                        END CASE;
            END IF;
END PROCESS komb_reg;
        \leq  states(2);
yellow <= states(1);</pre>
green <= states(0);</pre>
```

END fsm_med;

red

CPLD Optimization - State Encoding



Bringing the Best Together

Many CPLD VHDL implementations use "one-hot" encoding. "One-hot" uses a register for each device state (state-per-bit), with only one register active (or "hot") at a time.

Use "maximal" encoding for CPLDs it is typically faster and results in better device utilization

Don't leave optimization solely to your tools; understand your devicearchitecture characteristics and tailor your design accordingly

Some tools automatically select an optimum state machine in response to your circuit implementation, guidance, or both (for example, prioritizing performance to the compiler), whereas other tools always default to one method unless you override them

Synplify has a checkbox "Symbolic FSM Compiler" which leads to an automatic recognition and special optimization of your FSMs if checked

CPLD Optimization - Undefined States



When all values are not explicitly defined, synthesis results may be unexpected Whether using IF-THEN-ELSE, CASE-WHEN, WITH-SELECT-WHEN or WHEN-ELSE statements, not defining all possible values or states can result in unwanted "Latches"

Appendix I - Lattice Specific - Global OE



To use the Global OE available in the CPLD, simply lock the OE signal to the Global OE pin in the Fitter.

If the OE controls several different outputs in the design, ensure that the polarity are the same and the polarity is the same as the Global OE in the CPLD.

```
q <= "ZZZZZZZ" when (oe='0') else qint;</pre>
```

Appendix I - Lattice Specific - Global Reset I



To use the Global Reset pin in the CPLD, ensure that ALL reset signals in the ENTITY have the same reset name

Keep in mind that ALL registers have implied resets that connect to the Global Reset pin. If you specify a reset signal in your design, then you need to specify a reset signal for EVERY register and latch used. Otherwise, the Fitter will assign it to a PT reset

In the Fitter, you must specify to "use Global Reset"

Appendix I - Lattice Specific - Global Reset II



Bringing the Best Together

The following PROCESS does not specify a reset signal. There is however an implied reset signal (Global Reset) connected to the register.

The following PROCESS specifies a reset signal. There is also an implied reset signal (Global Reset) connected to it. To make "rst" connect to Global Reset pin, must "use Global Reset" in the Fitter.

Appendix I - Lattice Specific - IO as a Register



Bringing the Best Together

VHDL file is similar to any Register description

ARCHITECTURE behavior OF ioreg IS

BEGIN

END BEHAVIOR;

Appendix I - Lattice Specific - IO Cell as a Latch



Bringing the Best Together

VHDL file is similar to any D-type Latch description

ARCHITECTURE behavior OF iolatch IS

BEGIN

```
PROCESS (le, qin)
BEGIN
IF (le = '1') THEN
qout <= qin;
END IF;
END PROCESS;
```

END BEHAVIOR;

Literature



Bringing the Best Together

IEEE Standard VHDL Language Reference Manual IEEE-1076-1992/B Structured Logic Design with VHDL

J.R. Armstrong, F.G. Gray; Prentice Hall, Englewood Cliffs, 1993 Schaltungsdesign mit VHDL

Lehmann, Wunder; Franzis, ISBN 3-7723-6163-3

The VHDL Cookbook

P.J. Ashenden; via FTP *chook.adelaide.edu.au* or *du9ds4.fb9dv.uniduisburg.de*

A VHDL Primer

J. Bhasker, Prentice Hall 1992, ISBN 0-13-952987-X